#### AN EMULATION OF THE 134 SYSTEM/3 ON THE MICRODATA 1600 MINICOMPUTER

Donald M. Wyckoff S.P. Teale Data Center, Sacramento, Calif.

#### I. Introduction.

This paper is the outgrowth of a project conducted by several students at the California State University, Sacramento, commencing during the Fall semester of 1972 and lasting into the summer of 1974. The end product of the student project was an emulation of the IBM System/3 Model 10 computer on the MICRODATA 1600 minicomputer. I of the project culminated in November of Phase Only Memory (ROM). Subsequently, in Phase II, a second, more compact ROM, was microprogrammed and tested. Phase III will consist of a 1973 with the completion of a microprogrammed Read the performance of the minicomputer in emulating the System/3.

The interest in emulation stems from the increasing costs of software, coupled with the decreasing costs of hardware (1). Emulation appears to offer some possibility of providing transferability of software from one system to another, thereby reducing the costs of conversion from one hardware system to another.

Many authors have defined and discussed simulation, emulation and microprogramming (2) (3) (4) (5) (6) (7) (8) (9) (10) (11) (12) (13). microprogramming performed in creating this emulation was performed in accordance with the MICRODATA Microprogramming Handbook (14).

The rationale for the choice of the IBM  $\mbox{System/3}$  for emulation was based on the large System/3 for emulation was based on the large number of System/3 units in existence, the largest single model population in the world (15), and on the consequent large quantity of software that would ultimately need conversion when System/3 units are to be replaced. After consideration of the many methods of computer performance evaluation presented in the literature, (16) (17) (18) (19), a simple software monitor was selected, as described below. Only the initial steps of the performance evaluation were completed to date; an attempt will be made to complete the analysis in the near future.

# II. Analysis And The MICRODATA 1600. And Comparison Of The System/3 And

# A. The IBM System/3.

The organization of the IBM System/3 (20) is shown in Figure 1. The Storage Data Pegister (SDR) serves as a buffer between main storage and the Arithmetic and Logical Unit (ALU) (via the 3 register). Data from the ALU can be sent to any of the following:

- 1. Opcode register
- 2. Q register
- 3. Condition register
- 4. One of the local storage registers (LSRs).
- 5. Out to an I/O unit.
- 6. Return to storage through SDR.

Each byte includes 8 bits of information plus a ninth, or oarity, bit. The Storage Data Register is used for temporary storage of data as it is passed between the processing portions of the processing unit and main storage. Data enters the SDR from ALU or from main storage. The one byte A and B registers are used to supply temporary storage locations for data entering the ALU The ALU accomplishes all processing of data, accepts two bytes of input and produces one byte of

output. The wtorage Address Register (SAR) holds the 2 hyte address that is to be accessed in main storage. The Condition register indicates the results of the operations completed in the ALU.

The On Code Perister holds the on code byte of each instruction while the O Perister holds the Second, or O byte of the instruction. The Local Storage Registers (LSR) are two-byte registers Storage Registers (LSR) are two-byte registers that hold further data or addresses needed for the execution of instructions. These include:

> Instruction Address Register Program Status Register XR1,2 Index Registers DAR Data Address Register ARR Address Recall Register Operand 2 Address Register Operand 1 Address Pegister AAR BAR Plus several peripheral device registers.

# B. The MICPODATA 1600 Minicomputer.

Figure 2 depicts the block diagram of the DDATA 1600, which is also an eight-bit '1ICRODATA computer, but it differs from the System/3 in that it employs microprogram control. The computer uses eight-bit registers and data paths, executing with every clock bulse a 16 bit microcommand stored in a high speed semiconductor control memory.

The T register acts as a buffer for data being transferred between memory, ALU, and output register, similar in function to the A and B registers are not.

The M and N registers serve as 16 bit memory address registers similar to the SAP of the

The file registers provide two banks of 16 8-hit registers to be used as required by the microprogrammer. Only registers 1-15 are available to the user, as register 16 is common to both sets and contains condition code flags. These registers serve the same function as the Local Storars serve the same function as the Local Storara Peristers of the System/3 but since they are only one byte remisters, two of them must be assigned the function of each LSR to be emulated.

The LINK remister acts as two one-bit remisters, but actually consists of one two-bit remister. One bit is used to indicate the carry-out of the bids order bit position of the

register. One bit is used to indicate the carry-out of the high order bit position of the adder or the shifted off end bit for the shift commands when the information is used as an address in the  $1/\sqrt{n}$  registers, and the other bit is used for the same ourpose for all similar operations on information that is used for any other purpose (normal arithmetic and logical operations). The functions of the LINK register in the 1600 are handled by the Condition Register in the System/3.

The I/O control register specifies the I/O control signal to be enabled, similar to the channel control of the System/3.

The MD register is an additional buffer for data being written into memory, and thus performs part of the functions of the SDR of the System/3. Information may be entered into the MD register from the ALD, as it is in the System/3, but additionally it may be entered into the T register by the programmer.

The output register is a buffer for data being sent to output devices, and thus is similar to the output portion of the I/O channel of the System/3. However, in the 1600 data may be sent from memory via the T register to the Output register without passing through the ALU as in the System/3.

The Arithmetic Logic Unit handles all transfers and manipulation of data as it does in the System/3.

The Control Memory is a 16-bit himb-speed memory implemented with semiconductor Real Only Memory (ROM) or real-write memory providing an alterable control memory (ACM - also referred to as AROM. Alterable Read Only Memory). The control memory can be randomly accessed with an access time, including logic delays, of less than 200 nanoseconis.

The 12 bit L remister holds the address of the next control word in sequence. The L-Save register saves the incremented value of the L register when a Jumo-Extended command is executed, thus providing a return jump capability when the Return command is used. The R register holds the microcommand currently being executed.

The U register is used to modify the 8 bits of the control memory output. The contents of the U register are ORed with the control memory output on the R bus as it is mated into the E register for specific bit combinations.

#### III. Design Considerations.

# A. General.

The emulation is a complete, 100% instruction emulation, for the peripherals included, with no dedicated main core memory except a hexadecimal to ASCII code conversion table and two bytes to store Q byte and control code byte for Start I/O ) procedure for the line printer, a total of 66 bytes. Q byte options in the System/3 designed for diagnostic programming have not been implemented. The System/3 front panel is not emulated, which will necessitate slight changes in maintenance procedures.

#### B. Peripheral Devices Included In The Emulation.

At the inception of this project it was decided to include only the bare minimum of peripheral devices, in order to keep the code as simple as possible, but to maintain the capability for adding other perioheral devices later, after the completion of the basic programming testing. The initial implementation was limited the use of the Microdata Model 2720, 30 column carl reader and the Microdata 2732, 132 column 30 column line printer without the VFU option. Consequently. the only System/3 I/O devices being emulated are the IBM 1442 card reader/bunch and the IBM 1403 line orinter. No 1442 bunching operations are being emulated. However, the need for being emulated. Mowever, the need for incorporating additional I/O devices was kept in mind while designing and coding the emulator. The resultant modular organization should facilitate future expansion. For example; addition of an 80 column card punch should be relatively easy to accomplish by adding a few instructions to the Start I/O (SIO) routine for the card reader and to the Concurrent I/O (CIO) routine which handles the actual data transfer. Also five file registers in secondary file are still available possible use in an expanded system. Use of these registers along with a DMN Channel would provide for relatively fast, efficient data transfer to or from a disc assembly.

# C. ROM Size Versus Speed.

When the project was initiated it was believed that the most important consideration was  $\frac{1}{2} \left( \frac{1}{2} + \frac{1}{2} \right) = \frac{1}{2} \left( \frac{1}{2} + \frac{1}{2} + \frac{1}{2} \right) = \frac{1}{2} \left( \frac{1}{2} + \frac{$ the speed with which instructions were executed. Hence, it was assumed that we would have access to unlimited Fead Only Temory. The resultant POA, completed in phase I of the project, included requiring 6 - 256 word pages of POA It is estimated that the addition of coding to handle a card bunch and the System/3 cartridge type disc

will increase the ROM size requirement to 8 pages. i.e. 2/ words.

i.e. 22 words.

In phase II of the project an attempt was made to reduce the size of the ROM as much as possible, with the goal of incorporating the coding in a LK ROM. This was accomplished by combining several of the instruction routines, and condensing the Fetch Address routine drastically by utilizing portions of the code in common in all of the addressing modes. This common in all of the addressing modes. This compaction of the micro-code resulted in a substantial increase in execution time of several of the individual System/3 instructions. It should be noted, however, that in any commercial program environment, in which the program is I/O bound, the difference between the two ROM's will represent a relatively small fraction of the total execution time.

#### IV. Design Approach.

#### A. Top Level Flow Charts.

Figures 3 and 4 show the top level flow charts of the 1.5 K and 1 K POM respectively. The basic differences are as follows:

The Fetch Address routines in the 1.5 K ROM are separate and independent for each addressing mode, whereas they are combined into a single routine in the 1 K ROM. This is described in more detail in paragraph R. below.

The Advance Program Level (APL) and Test I/O (TIO) instructions are combined.

3. The Jump On Condition (JC) and Branch on Condition (BC) instructions are combined.

4. The Add Logical Characters (ALC), Subtract Logical Characters (SLC), Compare Logical Characters (CLC), and Compare Logical Immediate (CLI) routines are combined.

5. The Load Register (L) and Add to Register

(A) routines are combined.

6. The Test Bits On (TBN) and Test Bits Off (TBF) routines are combined.
7. The Zoned Decimal instructions, 242, 42,

S% are considerably shortened and combined.

### B. System/3 Instruction Handling In The 1.5 K ROM.

System/3 instruction formats described in Figure 5; it is to be noted that they described in Figure 5; it is to be noted that they may vary from 3 to 5 bytes in length. The first four bits of each instruction is a hexadecimal digit indicating the addressing mode, while the last four bits are another hexadecimal digit indicating the specific on code of the instruction. The second byte, or 0 byte, gives additional information about the options of the instruction and the remaining bytes furnish additional information about the options of the instruction, and the remaining bytes furnish immediate operands or address information.

The 1.5 K ROM includes a separate routine for each affiressing mode, O through F, which are labeled FAO through FAF. The individual routines are entered from the Pead Next Instruction (RNI) routine. The RNI routine, after initializing some registers and checking for interrupts, reads the collection of code byte and saves it in the OPR register, reads the O byte and saves it in the O register, then loads the upper four bits of the op code byte (i.e. the hex light designating the addressing into the L register. The RMI instruction is located at such an address in the ROM that the page number in the L register is set to the page number of the Fetch Address routines. The hex X, that has been placed in the E register, then directs the execution to position 02X0 in the page (256 words) of Fetch Address routines, which is precisely where the Y Fetch Address routine has heen placed. Thus Fetch Address FAO is located at 0200, FAI at 0210, FA2 at 0220, etc. Fortuituously. all of the Fetch Address routines were coded within 16 instructions or less.

The RNI routine and the first two Potch Address routines are shown in Figure 5. Within the PA routine the appropriate addresses are obtained by reading the next byte or bytes from core, adding the index register values when appropriate, and outling the address in the address registers. Each of the PA routines ends with an instruction that places the second hex digit (the policy) in the Kirchitester (the Lirenister with the minht bit set) for an automatic jump to 030% or 031%, which are jump tables to direct execution of the specific instruction designated by the policy. In Figure 6 the RNI routine has been moved out of its normal sequence in the ROM and placed wheal of the Petch Address routines for ease in reading.

#### C. Variations Introduced In The 1 K ROM.

The orininal 1.5 K FON utilized a full pane (256 words) for the Fetch Address routines, since each of the hex dirits 0 through F are located in it at 16 step intervals. Since seven of the routines are shorter than 16 steps, this design left a few maps of 4 or 6 steps, which were not used, but the whole page was dedicated to the FA routines. It was found to be possible to reduce this (at a cost in execution time) to considerably less than half the size by simply introducing tests and jumps to use identical portions of the code only once rather than repeating them for each Fetch Address mode. However, a much more economical method (in terms of space) was derived by careful review of the bits in the first hex digit of the instruction (that is, the address mode digit). We note that the first two bits (leftmost) determine the type of addressing for the first operand in the following manner:

- 00 First Address direct
- 01 First Address indexed by XR1.
- 10 First Address indexed by XR2.
  - No first address, either no address (F mode) or 2nd address only (C, D or E modes).

It was found that by shifting these bits three ossitions to the right and then loading them into the L register in a manner similar to that described in the 1.5 K ROM we could create a multiple entry point Fetch Address routine with 4 entry points at intervals of 8 steps, namely 200, 208, 210, 218 (hex) covering the four cases described above. This permitted entry to the coding at the correct point for each of the four first address cases. To take care of the variations of the address register used for the first and second addresses, the Execute Command (EOT) was used to provide a variable command, dependent upon which address was being saved. When this command is executed, the U register is ORed with the opcode to create the desired command, the U register having been loaded previously with the desired bits. The RNI and Fetch Address (FAD) routines are shown in Figure 7.

routines are shown in Figure 7.

The 1 K ROM uses the EOT instruction in several places to allow one instruction to do multiple duty.

## V. Implementation Methods.

At the time of the initiation of the project the only I/O device available on the Minicomputer at CSUS. Sacramento was an ASR 33 Teletype. In addition, only 1 % of AROH was available on the machine. So a complete ROM could not be loaded into the machine, since the early versions were of the 1.5 % type, and any work done on the machine itself was quite time consuming, hence another means of assembling and testion the firmware was

count to

#### A. Alternatives Available.

#### 1. Ansembly Of Cirmunts.

Manual assembly was considered but dropped as

too tedious and also arror prope.

Using the assembler on the 1600 was felt to be too time

consuming with the peripherals that were available. The use of a cross-assembler (written in Fortran,and furnished by MICPODATA) run on the school computer, a CDC 3150, was considered to be the best alternative and was used throughout the project. Portions of typical assemblies were shown in Figures 6 and 7.

#### 2. Testing Of System/3 Instructions.

Console testing directly on the 1600 was considered to be too time consuming and too tedious for the person doing the testing.

The use of the simulator on the MICPODATA 1600 was also considered too time-consuming. It would not, however, been quite as tedious as as console testing, since the Simulator would have printed out the results of each microinstruction without intervention.

The use of the Simulator available on the CDC 3150 (also written in POTPRAN and supplied by MICPODATA) was chosen as the best method and used for all of the Phase I and II testing.

#### P. Description Of Selected Testing Method.

The Simulator used on the CDC 3150 required as input the version of the ROM undergoing testing; the System/3 instructions to be tested as they would appear in the core of the System/3; a series of event cards establishing the events of the simulation including core dumps, listing or non-listing of each microinstruction, and halting of the simulation of a given number of cycles; and various other parameters of the simulation.

various other parameters of the simulation.

The output of the Simulator included a listing of each microinstruction (optionally omitted under control of a MOLIST event card) complete with the changes of values of all registers, a partial or complete core dumo of System/3 simulated core when called for by a DUMP event card, and messages from the Simulator indicating only values of simulated input or output. The time in (200 nanosecond) cycles is also indicated on each listed microinstruction, thus giving us the information necessary for comparing timing of the emulation with actual System/3 timing, and for performance analysis. Samples of the output of the simulator are shown in Figures 8 and 9 for the RNI and FA routines shown in Figures 6 and 7. A feature of the 1.5 K ROM is illustrated in Figures 6 and 8. In this longer version of the ROM, a counting routine was included for the purpose of obtaining a dynamic instruction count furing the execution of a program run on the emulation. The counting routine and all calls to it are not included in the 1.5 K instructions, and the time to perform the counting has been deduced from all timing reported in this report.

report.
Calls to the counting routine appear at locations 03F3, 020m, and 021m in Figure 6. The execution of the counting routine appears in Figure 8 at time cycles 16 through 27 and 70 through 81. The counting routine was omitted entirely from the 1 K ROM since the goal was compactness.

# V Useful MICRODATA Micro-Programming Features.

#### A. Features That Were vseful wn The Emulation.

#### 1. Byte Orientation.

The byte orientation of the 1600 machine simplified the handling of all of the System/3 instruction bytes, all of the I/O byte handling, and minimized the use of 1600 core for storage of System/3 data. The lack of a parity bit, on the other hand, caused us to decide to ignore parity in the emulation.

#### 2. Juno Extended.

The Jump Extended (JE) instruction, or return jumo, was used extensively to bermit the use of sub-routines within several of the instruction routines, and is considered to be a necessary instruction to have available in microprogramming.

# 3. Interleaving Of Pegister And Memory Instructions.

Since most of the microinstructions are completed in 200 nanoseconds, and memory instructions consume 1 microsecond, the memory instructions would appear to be a considerable slowing factor. It is possible, however, to accomplish most register instructions simultaneously with memory instructions by placing the register instructions algorithm to the memory instructions, thus reducing, or in some cases eliminating the disparity in timing.

# 4. Register Setting With Memory Instructions.

The read and write instructions in the dICRODATA 1600 micro-code have the obtional capability of performing a register transfer operation as well as the memory read or write. This ability was used widely in the emulation to minimize the number of instructions as well as to reduce execution time.

## 5. Concurrent I/O (CIO).

The Concurrent I/O provision of the 1600 provided a ready means of setting up the cycle stealing used by the System/3 to perform I/O concurrently with other instructions.

#### 6. Separate Links.

The orovision of separate overflow links for address and arithmetic instructions greatly simplified the incrementation of addresses without affecting the arithmetic link in multi-byte arithmetic operations.

# 7. Ability To Change L Register.

The ability of the programmer to set the L register with a single micro-instruction was used in many instances to set up jump tables or jumps directly to instruction coding without the use of the Jump instruction (JP) (which uses 400 nanoseconds); this is described earlier in paragraph IV. R.

## 8. The Execute Commands.

The special Execute commands, in which the 8 high-order bits of the U register are OPed with the 8 high-order bits of the control memory output, were used in several instances to create a variable command, whose operation was determined by the value of the U register.

#### B. Desirable Additional Features.

#### 1. Easier Access To Secondary Files.

The ability to directly address the secondary file registers without having to set the secondary files (SSG) would have been very useful in reducing both execution time and number of instructions.

#### 2. More File Registers.

A larger number of file registers would be very useful, particularly if more I/O devices were to be alded to the emulation. The alternative that will be utilized is the storing of some of the I/O registers in core, which will, of course, increase the execution time.

#### 3. Inter-Register Transfers.

The direct transfer of the contents of file registers to other file registers would be a distinct boon in reducing both execution time and number of instructions.

# 4. Ability To Increment A Working Register (Other than file registers).

In many instances this ability would have been very useful.

#### 5. Shift-Left-Four.

The machine has a Shift-Right-Four instruction which proved quite useful, but when a left shift of four bits was required, it was necessary to use the Shift Left (one bit) instruction four times.

#### 5. Direct Access To Arithmetic Link.

A method of accessing the value of the arithmetic link would be desirable in several of the arithmetic operations in the emulation. The method utilized, in the absence of this capability, involved performing an add to register operation (with zero operand) to get the link value into the register and then using the register in the arithmetic operation.

# 7. A Ninth (Parity) Bit.

The provision of a ninth bit in each byte for use as a parity bit would enhance the emulation of a system such as the System/3, which uses a parity bit

# VII. Conclusions And Recommendations.

Emulation of the IRM System/3 has proven to be relatively easily accomplished be micro-programming on the MICRODATA 1600. The results of the preliminary tests of individual instruction execution times on the System/3, the 1.5 K ROM emulation, and the 1 K ROM emulation are summarized in Table I. The average instruction execution time for the individual instructions was approximately twice that of the System/3 for the 1.5K ROM, and three times the System/3 time for the 1K ROM. A better figure of merit should be developed by obtaining some instruction mix information and weighting each instruction by its relative usage rate. Even more important than the relative frequency of instructions is the degree of I/O boundedness, and a weighting factor that reflects the use of time by the I/O peripherals will provide a much more realistic comparison, and, it is felt, will show the emulation to be much closer in execution time to the System/3.

It would be very desirable to run some System/3 programs on the 1600 with the appropriate I/O peripherals installed. To do this it will probably be necessary to add to the emulation the necessary coding for the cartridae type disk. It would also be desirable to add coding for the Multi-Function Card Unit (MFCU), both for card reading and ounching. It is hoped that these tasks can be undertaken in the near future.

# BIBLIOGRAPHY

- l. Snaroe, William F. <u>The Economics of Computers</u>, First Ed. Columbia University Press, N.Y., 1969
- 2. Schmidt & Taylor, <u>Simulation and Analysis of Industrial Systems</u>, lst Ed., <u>Richard D. Irwin Inc.</u>, <u>Homewood</u>, <u>Illinois</u>, 1970, <u>Pa:l-9</u>, 479 & 608
- 3. Jordain, Phillio B. <u>Condensed Computer</u> <u>Encyclooedia</u>, 1st Ed., <u>McGraw-Hill Book Co.</u>, 1959.
- 4. Husson, Samir S, Microprogramming: Principles and Practices, 1st E4:, Prentice-Hall Inc., Englewood Cliffs, N.J., Pg: 1-185
- 5. Gear, William C. Computer Organization and Programming, 1st Ed., McGraw-Hill Book CO.. New York, 1969, Pg: 171-203
- 6. Lichstein, Henry A, "When Should You Emulate" DATAMATION, Vol 15, No. 11, Pq: 205-210, Nov., 1969
- 7. Bell, Gordan and Newell, Allen, Computer Structures: Readings and Examples, 1st Ed., McGraw-Hill Book Co., New York, 1971, Pq: 335-337,339,562-563.
- 8. Wilkes, M.V, 'The Best Way To Design an Automatic Calculating Machine', <u>Manchester University Computer Conference Proceeding</u>, Pg. 16, July, 1951.
- 9. Wegner, Peter, <u>Programming Languages</u>, <u>Information Structures and Machine Organization</u>, 1st Ed., McGraw-Hill Book Co.. New York. 1958, Pa: 8,28,81,124.

- 10. Poster, Caxton C. Comouter Architecture, 1st Ed., Van Mostrand-Reinhold Co., New York, 1970, Pa: 163.
- ll. Posin, Robert P., Prieder, Cideon, and Eckhouse. Robert Jr, "An environment for Pesearch in Microprogramming and Emulation", <u>Communications of The A.C.M.</u> Vol. 15 No. 8 , Pg: 748-760, Aug., 1972.
- 12. Martin, James, <u>Design of Real-Time Computer</u>
  <u>Systems</u>. 1st F4., Prentice Hall, <u>Englewood Cliffs</u>,
  N.J., 1967, Pg. 268, 346-370
- 13. Cashman, Michael W. 'Microprogramming For The Many', DATAMATION, Vol. 17, No. 21, Pg. 32, Nov. 1, 1971
- 14. Microdata <u>Microprogramming Handbook</u>, second edition, Microdata Corp., Santa Ana, CA, 1971.
- 15. Gerguson, David, "System/3 Doesn't Belong to I.B.M.", <u>DATAMATION</u>, Vol. 19, No. 6, Pg: 62-64, June, 1973
- 16. Johnson, P. P., "Needed: A Measure For Measure", <u>DATAMATION</u>, Vol. 16, No. 17, Pd: 22-30, Pec. 15, 1970
- 17. Wolence, K. M., 'Software Physics and Computer Performance Measurements", <u>A.C.M. Proceedings</u>, Pa: 1018-1023, 1972
- 18. Drummond, Mansfield E., Jr. <u>Fvaluation and Measurement Techniques for Digital Computer Systems</u>. 1st Fd., Prentice Hall Inc., Englewood Cliffs, N.J., 1973.
- 19. Lucas, Henry C., Tr," "Performance Evaluation and "Ionitoring", Computing Surveys A.C.M., Vol. 3. No. 3, Pg: 79-92, Sept., 1971
- 20. I.B.M., I.B.M. System/3 Model 10 Components Reference Manual,, I.B.M. GA21-9103.




Figure 1. IBM SYSTEM/3 BLOCK DIAGRAM.




Figure 2. MICRODATA 1600 BLOCK DIAGRAM.




Figure 3. TOP LEVEL FLOW CHART - 1.5 K ROM.




Figure 4. TOP LEVEL FLOW CHART - 1 K ROM.

	Command I	nstruction					Index Regs.
	Op Code	Q Byte	Command				
F	llllxxxx						None
	0 3 Bits						
	One Addres	ss Instruct	ion - Index	eđ			
E D B 7	1110 1101 1011 0111		Displac. Operand				-,2 -,1 2,- 1,-
	One Addres	ss Instruct	ion - Direc	t			
3 C	0011		Op X Hi ord. Addr. Byte	Op X Lo ord. Addr. Byte			D,- -,D
	Two Addres	ss Instruct	ion - Both	Indexed	]		
5 6 9 A	0101 0110 1001 1010		Operand l Disolac.	Operand 2 Disolac.			1,1 1,2 2,1 2,2
	Two Addres	ss Instruct	ion - 0p l	Direct	1		
1 2	0001		Op 1 Hi ord Addr. Byte	Op 1 Low Ord Addr. Byte	On 2 Displ.		י, 1 ס, מ
	Two Addres	ss Instruct	ion - 0p 2				
4	0100		Op l Displ.	Op2 Hi ord	Op 2 Low or 1		1,5
3	1000		bisor.	Addr. Byte	Addr. Byte		2,5
	Two Addres	ss Instruct	ion - Both	Addresses D	irect		
0	0000	Byte	Op 1 Hi ord. Address Byte	On l Low ord. Address Byte	Op 2 Hi ord. Address Byte	On 2 Low ord. Address	D,D
		*					

Figure 5. SYSTEM/3 INSTRUCTION FORMATS.

```
LOCN CODE FLAGS LABELS OF .
                                   OPERANDS
                                                   COMMENTS
 03F1 1600
                   RNI
                                                      CLEAR U FOR EXT JUMP
                           1.11
                                   X * 00 *
 03F2 2DFE
                           1 F
                                   W1.X'FE'
                                                      COUNTER ID
 03F3 000A
                            JE
                                   CNT
                                                      GO TO COUNTER ROUTINE
                              INTERRUPT TEST
03F4 4018
                           ΤZ
                                   F0.X'18'
                                                      IS THERE AN INTERRUPT?
03F5 03D7
                           JE
                                                     YES. TEND TO IT
03E6 8343
                   RN5
                           INC
                                                     SET UP TO
GET OP CODE
                                   IAL . (N)
03F7 A282
                           RMF
                                   IAU.L. (M)
03F8 BF21
                   RNA
                           CPY
                                   OPR . T . (T)
                                                     SAVE OP CODE
03F9 2UF0
                           LF
                                   W1,X*F0*
                                                     MASK FOR 1ST HEX CHARACTER
03FA 8343
                           INC
                                   IAL, (N)
                                                     BUMP UP POINTER TO CORE
03FB A282
                           RMF
                                   IAU, L. (M)
                                                     GET BYTE
03FC BC20
                           CPY
                                  0 • T
                                                     SAVE Q BYTE
03FD CF01
                                                     GET OP CODE
JUMP INTO TABLE
                           MOV
                                  OPR • (T)
U3FE ED24
                           AND
                                  W1.T.(L)
                               FETCH ADDRESS
0200
                           ORG
                                  X . 500 .
0200 8343
                   FAO
                           INC
                                  IAL + (N)
                                                     SET UP N
0201 A282
                                                     FETCH 1ST BYTE OF ADDRESS
PUT IT IN BAR
                           DMF
                                  IAU.L.(M)
0505 8650
                           CPY
                                  BAU.T
0203 8343
                           INC
                                  IAL, (N)
                                                     SET UP N
0204 A282
                           RMF
                                  IAU.L.(M)
                                                     READ 2ND BYTE OF ADDRESS
0205 B720
                           CPY
                                  BAL . T
                                                     PUT IN BAR. LOWER
0206 8343
                           INC
                                  IAL . (N)
                                                     SET N
0207 A282
                           RMF
                                  IAU.L.(M)
                                                     GET 1ST BYTE OF 2ND ADDRESS
0208 B420
                           CPY
                                  A AU . T
                                                     PUT IT IN AAR. UPPER
SET UP N AGAIN
0209 8343
                           INC
                                  IAL, (N)
020A A282
                           RMF
                                  IAU.L.(M)
                                                     READ 2ND BYTE OF 2ND ADDRESS
0208 8520
                           CPY
                                                     PUT IT IN AAR LOWER COUNTER ID
                                  AAL . T
0200 2040
                           ĹF
                                  W1 . X . AO .
0200 0004
                           JE
                                  CNT
                                                     GO TO COUNTER ROUTINE
020E 110F
                                                     MASK FOR OP CODE
                           LT
                                  X • 0F •
020F EF2D
                                  OPR.T.(K)
                                                     JUMP TO OP CODE IN X-Z JUMP TABLE
                           AND
0210
                           ORG X 210 .
0210 8343
                  FAl
                           INC
                                  IAL+(N)
                                                     SET UP N REG
0211 A282
                                                     PUT IT IN BAR UPPER
SET UP N REG
                           RMF
                                  IAU.L.(M)
0515 B650
                           CPY
                                  BAU . T
0213 8343
                           INC
                                  IAL . (N)
0214 A282
                          RMF
                                                     READ 2ND BYTE OF 1ST ADDRESS
                                  IAU.L. (M)
0215 B720
                           CPY
                                  BAL . T
                                                     PUT IT IN BAR LOWER
SET UP N REG
0216 8343
0217 A282
                           INC
                                  TAL . (N)
                          RMF
                                  IAU, L. (M)
                                                     READ 1ST BYTE OF 2ND ADDRESS
0218 8929
                          ADU .
                                  X1L, T, (T)
                                                     ADD INDEX REG 1
0219 B520
                          CPY
                                  AAL,T
                                                     PUT IT IN AAR UPPER
021A 8889
                          ADD .
                                  X1U.L.(T)
                                                     ADD LINK TO UPPER INDEX REG
021B 8420
                                                    PUT IT IN AAR UPPER
COUNTER ID
                          CPY
                                  AAU.T
021C 2DA2
                          LF
                                  W1.X.A2.
021D 000A
                                                    GO TO COUNT ROUTINE MASK FOR OP CODE
                           JE
                                  CNT
021E 110F
                          1 T
                                  X + 0F +
021F EF2D
                          AND
                                                    JUMP TO OP CODE IN X-Z TABLE
                                 OPR.T.(K)
```

FIGURE 6. ASSEMBLED RNI, FAO. AND FAI ROUTINES - 1.5K ROM.

```
LOCH CODE FLAGS LABELS OF .
                                    OPERANDS
                                                     COMMENTS
0307 1600
                             Lυ
                                    X . 00 .
                                                        CLEAR U FOR JUMP EXT
                                                        IS THERE AN INTERRUPT?
YES. TEND TO IT
NO. SET UP N REG
0308 4018
                                    F0.X 181
                             ΤZ
03D9 000A
                             JF
                                    INT
03DA 8343
                    RN5
                             INC
                                    IAL, (N)
                                                        READ OP CODE BYTE
SAVE IN OPR REG
03DB A282
                             RMF
                                    IAU.L.(M)
03DC BF21
                    RN<sub>6</sub>
                             CPY
                                    OPR, T, (T)
030D BE21
                             CPY
                                    W2.T.(T)
                                                        ALSO IN W2 REG
03DE 2018
                             LF
                                    W1.X*18*
                                                        MASK FOR SIGNIF HITS
03DF 8343
                             INC
                                    IAL, (N)
                                                        SET UP N REG
03E0 A282
                             RMF
                                    IAU.L.(M)
                                                        READ O BYTE
                                                        SAVE IN 0 REG
SET UP UP CODE FOR COPY AND REG 2
SET UP N REG
03E1 BC20
                             CPY
                                    Q . T
03E2 16B2
                             \mathbf{L}\mathbf{U}
                                    X + 82 •
03E3 8343
                             INC
                                    IAL . (N)
03E4 FE21
                             SER
                                                        SHIFT RIGHT ONE BIT
                                    W2.(T)
                                                        SHIFT RIGHT ONE BIT
SHIFT RIGHT ONE BIT
03E5 FE21
                             SFR
                                    W2.(T)
03E6 FE21
                             SER
                                    W2.(T)
03E7 ED2C
                             AND
                                                        MASK WITH SHIFTED OP CODE
                                    W1 . T . (1 )
                                                        AND PUT IN L REG TO SET
UP JUMP TO PROPER FA ROUTINE
0200
                             ORG
                                    *005*X
                                                        SET UP INITIAL ENTRY POINT AT 200 FOR DIR ADD
0200 A282
                    FAD
                             RMF
                                    IAU.L.(M)
                                                        READ BYTE OF ADDRESS
0201 0420
                             FOT
                                    Δ Δ U • T
                                                        THIS INSTRUCTION IS ORED WITH U REG. PICKING
                                                        THE COPY OF CODE AND BITS FOR THE PROPER REG FOR STORING THE UPPER BYTE OF THE ADDRESS
0202 8343
                             INC
                                    IAL (N)
                                                        SET UP TO
                                                        READ NEXT BYTE
OR WITH U FOR LOWER BYTE IN SAME FASHION
0203 A282
                             RMF
                                    IAU.L. (M)
0204 0520
                             EOT
                                    AAL . T
                                    W2,X . FA
                                                        IS THIS THE LAST BYTE?
0205 6EFA
                             CP
                             JP
                                                        NO. GO ON
0206 1C1F
0207 1C27
                                    FΔl
                             JP.
                                                         YES, GO TO INSTRUCTION ROUTINE
                                    FAF
0208 A282
                             RMF
                                    TAU.L. (M)
                                                        ENTRY FOR IR1 ADDRESS - READ BYTE
                             ADD .
                                                         ADD INDEX REG 1
0209 8929
                                    X11 . T. (T)
020A 0520
                                                         OR U - COPY TO ADDRESS REG
                             EOT
                                    AAL • T
0208 8889
                             ADD .
                                    X1U,L,(T)
                                                         ADD LINK TO INDEX REG 1
                                                         OR U - COPY TO ADDRESS REG
020C 0420
                             FOT
                                    AAU • T
020D 6EF2
                                    W2.X 1F2
                                                         IS THIS THE LAST BYTE?
                             CP
020E 1C1F
020F 1C27
                             ĴР
                                                         NO, GO ON
                                    FAI
                             JР
                                                         YES, GO TO INSTRUCTION
                                    FAF
                                                        ENTRY FOR INDEX REG 2 ADDRESS - READ BYTE ADD INDEX REG 2
0210 A282
                             RMF
                                    IAU.L. (M)
                                    X2L,T,(T)
0211 8829
                             ADDo
                                                        OR U - COPY TO ADDRESS REG
ADD LINK TO INDEX REG 2
OR U - COPY TO ADDRESS REG
IS THIS LAST BYTE?
0212 0520
                             FOT
                                    AAL . T
0213 8A89
                             ADD .
                                    X2U.L.(T)
0214 0420
                             EOT
                                     AAU.T
0215 6EEA
                             CР
                                    W2.X'EA'
                                                         NO. GO ON
0216 1C1F
                             IP
                                    FΔ1
                                                         YES GO TO INSTRUCTION
                             ΙP
0217 1027
                                    FAF
                                                         ENTRY FOR NO 1ST ADDRESS - IS IT F TYPE?
                                    OPR - X - 10 -
                             CP
0218 6F10
                                                         NO. GO TO ROUTINE FOR 2ND ADDRESS
                             IP
0219 1023
                                    F A 2
                                                         MASK FOR TWO LOW BITS
                                    X 1031
                             LT
021A 1103
                                    X * 00 *
                                                         PREP U REG FOR INSTRUCTION
0218 1600
                             LU
                                                         SET UP FOR
                             AND
                                    OPR . T . (T)
021C EF29
                                                         COMMAND JUMP TABLE ENTRY
JUMP TO COMMAND JUMP TABLE
                                    W2.COM
021D 2E32
                             LF
                             ADD
                                     W2,T,(L)
021E 8E24
021F 4D80
                                                         WAS THIS THE FIRST BYTE?
                                     W1.X . 80
                     FAI
                             ΤZ
                                                         NO. GO TO INSTRUCTION ROUTINE
                                    FAF
0220 1C27
                             JΡ
                                                        YES. SET FLAGS FOR 2ND BYTE PREPARE N FOR NEXT BYTE
                                    W1,X'98'
0221 2098
                             LF
                             INC
                                     IAL, (N)
0222 8343
                                                         LOAD FOR COPY AND AAU REG
                                     X . BO.
0223 1680
                     FA2
                             Lυ
                                                         SHIFT OP CODE ONE BIT RIGHT
                             SFR*
                                    OPR , (T)
0224 FF29
                                                         COPY IT TO WE AND T
JUMP TO ROUTINE FOR END BYTE
                             CPY
                                     ₩2,T,(T)
0225 BE21
0226 ED2C
                             AND
                                    W1.T.(L)
                                                         MASK FOR LOWER 4 BITS
                     FAF
                             LT
                                     X + 0 F +
0228 110F
                                                         CLEAR U FOR INSTRUCTION
0229 1600
                             LU
                                     X . 00 .
                                                         WAS THIS 2ND BYTE?
022A 4D80
                             ΤZ
                                   W1.X'80'
                                                         YES. GO TO INSTRUCTION - X-Z TYPE
                             AND.
                                   OPR , T , (K)
022B EF2D
                     FAF
                                                         NO, IS IT A Y TYPE ADDRESS?
022C 4E60
                             ΤZ
                                   W2.X1601
                                                         NO. GO BACK TO X-Z TYPE
0550 JCSR
                             JP
                                   FAE
                                                         YES. STRIP OUT UPPER 4 BITS
022E EF29
                             AND OPR . T . (T)
                                                         AND PUT IT IN WZ
022F BE20
                             CPY
                                   W2,T
                                                         SET UP TO
                                   X • 10 •
0230 1110
                             LT
                                                         ADD 16 AND JUMP TO Y JUMP TABLE
0231 8E25
                             ADD
                                   W2.T.(K)
                                                         COMMAND
                     COM
0232 158E
                             .IP
                                   HPI
                                   APL
                                                         INSTRUCTION
                             .IP
0233 1084
0234 14AA
0235 1CDE
                                                         JUMP
                             JP
                                    JC.
                                   SIO
                                                         TABLE
                             JΡ
```

FIGURE 7. ASSEMBLED RNI, AND FAD ROUTINES - 1K ROM.

MICF	ODATA	1600 S	IMULA	TOR •	• I	вм 9	SYS	TFM/	3 MO(	).	10 FML	JLATIO	N ON M	HCR	00A1	Γ <b>Δ</b> ]	600		ROM	182	SI	MUL	ATI	ON			
	LOCN	ROM	OP.																							_	_
CYC	(L)	(R)	CODE		SAVE	U	М	N	1/0	ı	LINK		REGIS			_	,	-	_	_	Α.	. 8					F
12	3F 1	1600	LU	00								0	1 2		4	5	6	7	8	9	10	11	12	1 3	1	4	15
13	3F 2	2DFE	LF	D•FE		00						P												FE			
15	3F 3	000A+U		00A	3F4	00						P												rt			
16	0 <b>0</b> A	8D43	INC	D(N)	3F 4			FF			0	Р															
17	00B	1203	LM	03			03	r r			U	۲												FF			
18	0 <b>0</b> C	BEOI	ZOF	E(T)			0.5			00		Р													•	^	
19	00D	020A	RMH	0						00		۲													0	U	
22	00E	8E61	ADD	Ĕ•I•T(	T١					01	0	Ρ															
23	0 <b>0</b> F	A030	WMH	0	''					01	U	-													0	1	
24	010	4EFF	TZ	Ĕ•FF						01																	
27	011	1020	RTN	_ , .	012																						
29	3F4	4018	TZ	0.18	012																						
30	3F6	8343	INC	3(N)				00			1	Ρ		00													
31	3F7	A282	RMF	2.L(M)			00	• •		00	î	P	0.0														
34	3F8	3F21	CPY	F.T(T)						04	•	P	• •													0	) 4
35	3F 9	2DF 0	LF	D.FO						•		P												F0		·	, -
36	3FA	8343	INC	3 (N)				01			0	P		01													
37	3F8	282A	RMF	2.L(M)						00	ō			•													
40	3FC	BC50	CPY	C • T						22	-	Р											22				
41	3FD	CFOl	MOV	F(T)						04																	
43	3FE	ED24	AND	D.T(L)						04		Ρ												00			
44	200	8343	INC	3(N)				02			0	P		02										00			
45	201	A282	RMF	2.L(M)						00	0																
48	202	B620	CPY	6 • T						02		Ρ					02										
50	2 <b>0</b> 3	8343	INC	3 (N)				03			0	Ρ		03													
51	204	A282	RMF	2.L(M)						00	0																
54	205	B720	CPY	7 <b>,</b> T						45		Ρ						45									
56	206	8343	INC	3(N)				04			0	Р		04													
57	207	A282	RMF	2.L(M)						00	0																
60	208	B420	CPY	4 • T						02		Ρ			02												
62	209	8343	INC	3 (N)				05			0	Р		05													
63	2 <b>0</b> A	A282	RMF	5 • F (W)						00	0																
66	2 <b>0</b> B	852 <b>0</b>	CPY	5 • T						48		P				48											
67	2 <b>0</b> C	2DA0	LF	D • A 0								P												Α0			
69	2 <b>0</b> D	000A+U		A 0 0	20E																						
70	0 O A	8D43	INC	D(N)				Αl			0	Ρ												Αl			
71	00B	1203	LM	03			03																				
72	0 <b>0</b> C	BE01	ZOF	E(T)						00		P													0.0	)	
73	000	020A	RMH	0	<del>.</del> .					00																	
76 77	300 00E	8E61	ADD	E . I . T (	1)					01	0	Р													01		
77 78	00F 010	A030 4EFF	WMH	0						0 1																	
78 81	011	1020	TZ RTN	E,FF	012																						
85	20E		LT	0F	012					۰-																	
8 <i>c</i> 84	20E	EF2D	-	UF F • T (K)						0F																	
86	304	0140+U		140	305					0F																	
00	504	014040	JL	140	202																						

FIGURE 8. PORTION OF 1.5K ROM SIMULATION.

мІ	CRODAT	TA 1600	SIMUL	_ATOR		IBM	SY	'STE	M/3 I	MOD.	10 E	MULAT	TON	ON	MIC	ROD	ATA	16	0.0	<b>-</b> F	ROMA	44 9	5 I MI	JL A 1	1 O I	1 01	•
																_		•	•					_	-		
	LOCN	ROM	0P	OPND	SAVE	U	М	Ν	1/0	T	LINK		REG									Α	В	С	D	Ε	F
CYC	(L)	(R)	CODE	• •								C	) 1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
12	3D7	1600	LU	00		00																					
14 15	3D8 3DA	4018	TZ INC	0,18 3,(N)		00		00																			
16	3DB	8343 A282	RMF	2.L(M)			00	00		0.0	1 1	P P		00	00												
19	3DC	BF21	CPY	F,T(T)			00			04	1	P		00													04
20	30D	8E21	CPY	E.T(T)						04		P														04	04
21	3DE	2018	LF	D,18						04		P													18	04	
55	3DF	8343	INC	3(N)				01			0	P			01										10		
23	3E 0	A282	RMF	2.L(M)				0.2		00	ŏ	'			••												
26	3E1	BC20	CPY	C,T						22	•	P												22			
27	3E2	1682	LU	82																							
28	3E3	8343	INC	3 (N)		В2		02			0	Ρ			02												
29	3E4	FE21	SFR	E(T)						02	0	Ρ														02	
30	3E5	FE21	SFR	E(T)						01	0	Ρ														01	
31	3E6	FE21	SFR	E(T)						00	1	Ρ														00	
33	3E7	ED2C	AND	D.T(L)						00																	
34	200	A282	RMF	2.L(M)						00	0																
37	201		CPY	6 <b>,</b> T						02		Р						02									
39	202	8343	INC	3 (N)				03			0	Р			03												
40	203	A282	RMF	2.L(M)						0.0	0	_															
43	204		CPY	7 • T						45		Р							45								
44	205	6EFA	CP	E+FA							0																
46	206	1C1F	JP	21F																							
48	21F	4D80	TZ	D•80								Ρ													98		
49	221	2098	LF	D,98 3(N)				04			0	P			04										,0		
50	222 223	8343 168 <b>0</b>	INC LU	80				04			U	т-			0 -												
51 52	224	FF29		F(T)		ВО				02	0																
53	225	BES1	CPY	E.T(T)	,	00				02	•	Ρ														02	
55	226	EDSC		D.T(L)						02																	
56	200	A282	RMF	2.L (M)						00	0																
59	201	0420+U	CPY	4.T						02		Р				0.5											
61	202	8343	INC	3 (N)				05			0	Ρ			05												
62	203	A282	RMF	2.L(M)						00	0																
65	204	0520+U		5 • T						48		Р					48										
66	205	6EFA	ĊР	E.FA							0																
68	206	1C1F	JP	21F																							
69	21F	4D80	ΤZ	D.80																							
71	220	1C27	JΡ	227																							
72	227	8F49	INC⇒							05	0																
73	228	110F	LT	0F						0F																	
74	559	1600	LU	0.0		В0																					
75	22A	4D80	TZ	D.80		00				0 F																	
77	22B	EF2D		F,T(K)	1					UF																	
79	304	1023	JP	323																							

FIGURE 9. PORTION OF 1K ROM SIMULATION.

TABLE I.

SUMMARY OF EMULATION 5 SYSTEM/3
INSTRUCTION EXECUTION TIMES

		NO. OF	TIME I	N MICROSECON	os
MNEM.	INSTRUCTION	ВУТЕЅ	SYS/3	1.5 K ROM	1 K ROM
LA	Load Address	-	5.07	7.90	13.04
L	Load Register	-	8.11	13.00	15.94
ST	Store Register	_	8.11	12.47	15.53
Ą	Add to Register	-	8.11	15.67	19.27
Z A Z	Zero & Add Zoned	5	13.17	22.27	85.13
ΑZ	Add Zoned	5	13.17	33.47	90.13
S?	Subtract Zoned	5	13.17	33.87	89.13
CLC	Compare Logical Character	:s 3	13.17	18.67	23.66
CLI	Compare Logical Immediate	· -	6.59	9.93	15.93
MVX	Move Hex. Characters	-	10.13	13.22	17.78
MVC	Move Characters	3	10.64	16.07	20.73
IVM	Move Immediate	-	5.59	7.40	10.50
ALC	Add Logical Characters	3	10.13	20.80	29.66
SLC	Subtract Logical Characte	er 3	10.13	21.00	29.46
ED	Edit	3	10.64	21.27	25.84
ITC	Insert & Test Characters	3	11.65	20.13	25.33
SBN	Set Bits On	-	6.59	8.50	11.70
SBF	Set Bits Off	-	6.59	8.50	11.70
TBN	Test Bits On	-	6.59	8.50	11.70
rer	Test Bits Off	-	5.59	8.50	12.10
êC	Branch On Condition	-	5.07	11.00	16.40
JC	Jump On Condition	-	5.07	11.00	16.40
HPL	Halt Program Level	-	4.56	6.40	7.80
SIO	Start I/O	-	4.56	13.10	14.10
SNS	Sense I/O	-	3.11	15.40	19.60
LIO	Loal I/O	-	9.11	12.60	16.80
TIO	Test I/O	-	5.07	13.60	19.80
APL	Advance Program Level	-	4.56	10.20	13.20

Note: All times are mean times for the aroun of ontions tested on each instruction.